BORRBangladesh Open Research Repository
SearchSubmitAboutContact
BORRResearch for a Better Bangladesh.
AboutSubmit PaperContactTermsPolicyGitHub

© 2026 Bangladesh Open Research Repository.

Filters

Sort By

Sort by dateSort by citations
Year Range
to
Clear all filters

All Papers

16+ results
Field: Low-power high-performance VLSI design

FPGA‐Based Implementation of Signal Processing Systems

Verified

Roger Woods, John McAllister, Gaye Lightbody, Yi Ying

Year: 2008 191
Citations:

Field programmable gate arrays (FPGAs) are an increasingly popular technology for implementing digital signal processing (DSP) systems. An important working resource for engineers and researchers involved in the design, development, and implementation of signal processing systems<br/><br/>The last d...

Physical SciencesComputer ScienceHardware and Architecture
Read Source

Design of a Scalable Low-Power 1-Bit Hybrid Full Adder for Fast Computation

Verified

Mehedi Hasan, Md. Jobayer Hossein, Mainul Hossain, Hasan U. Zaman et al.

Journal: IEEE Transactions on Circuits & Systems II Express BriefsYear: 2019Citations: 140

A novel design of a hybrid Full Adder (FA) using Pass Transistors (PTs), Transmission Gates (TGs) and Conventional Complementary Metal Oxide Semiconductor (CCMOS) logic is presented. Performance analysis of the circuit has been conducted using Cadence toolset. For comparative analysis, the performan...

Physical SciencesEngineeringElectrical and Electronic Engineering
Read Source

Reversible logic synthesis for minimization of full-adder circuit

Verified

Hafiz Md. Hasan Babu, Md. Rafiqul Islam, Ahsan Raja Chowdhury, Syed Mostahed Ali Chowdhury

Year: 2003Citations: 76

Reversible logic is of the growing importance to many future technologies. A reversible circuit maps each output vector, into a unique input vector, and vice versa. This paper introduces an approach to synthesise the generalized multi-rail reversible cascades and minimizing the "garbage bit" and num...

Physical SciencesComputer ScienceArtificial Intelligence
Read Source

Design of high speed hybrid carry select adder

Verified

Surendra S. Parmar, Kamaljit Singh

Year: 2013Citations: 64

The paper describes the power and area efficient carry select adder (CSA). Firstly, CSA is one of the fastest adders used in many data-processing systems to perform fast arithmetic operations. Secondly, CSA is intermediate between small areas but longer delay Ripple Carry Adder (RCA) and a larger ar...

Physical SciencesEngineeringElectrical and Electronic EngineeringOpen Access
Read Source

A new design topology for low-voltage CMOS current feedback amplifiers

Verified

Brent Maundy, Ataur Sarkar, Stephan J. G. Gift

Journal: IEEE Transactions on Circuits and Systems II Analog and Digital Signal ProcessingYear: 2006Citations: 57

A new topology for designing low-voltage current feedback amplifiers (CFAs) is presented. By employing a second-generation positive current conveyor followed by an operational amplifier in an unconventional manner, the design circumvents the problem of trying to achieve large transimpedance in a low...

Physical SciencesEngineeringBiomedical Engineering
Read Source

On universality of general reversible multiple-valued logic gates

Verified

Paweł Kerntopf, Marek Perkowski, Mozammel H. A. Khan

Year: 2004Citations: 56

A set of p-valued logic gates (primitives) is called universal if an arbitrary p-valued logic function can be realized by a logic circuit built up from a finite number of gates belonging to this set. In this paper, we consider the problem of determining the number of universal single-gate libraries ...

Physical SciencesComputer ScienceArtificial Intelligence
Read Source

Gate Diffusion Input technique based full swing and scalable 1-bit hybrid Full Adder for high performance applications

Verified

Mehedi Hasan, Hasan U. Zaman, Mainul Hossain, Parag Biswas et al.

Journal: Engineering Science and Technology an International JournalYear: 2020Citations: 54

A full-swing high-speed hybrid Full Adder (FA) cell based on Gate Diffusion Input (GDI) technique and Conventional Complementary Metal-Oxide Semiconductor (CCMOS) logic has been proposed in this work. The design has been verified and compared with ten existing state-of-the-art FAs to validate its pe...

Physical SciencesEngineeringElectrical and Electronic EngineeringOpen Access
Read Source

A high-speed and scalable XOR-XNOR-based hybrid full adder design

Verified

Mehedi Hasan, Md. Shahbaz Hussain, Mainul Hossain, Mohd. Hasan et al.

Journal: Computers & Electrical EngineeringYear: 2021Citations: 50

This work presents the design of a scalable and full-swing Full Adder (FA) based on the XOR-XNOR module. The performance of the design has been compared with eleven existing state-of-the-art FAs. The proposed FA obtains 19.35% improvement in Silicon area, 33.59% improvement in Average Power, 36.15% ...

Physical SciencesEngineeringElectrical and Electronic Engineering
Read Source

Comprehensive study of 1-Bit full adder cells: review, performance comparison and scalability analysis

Verified

Mehedi Hasan, Abdul Hasib Siddique, Abdal Hoque Mondol, Mainul Hossain et al.

Journal: SN Applied SciencesYear: 2021Citations: 47

Abstract Full Adder (FA) circuits are integral components in the design of Arithmetic Logic Units (ALUs) of modern computing systems. Recently, there have been massive research interests in this area due to the growing need for low-power and high-performance computing systems. Researchers have propo...

Physical SciencesEngineeringElectrical and Electronic EngineeringOpen Access
Read Source

Fault tolerant reversible logic synthesis: Carry look-ahead and carry-skip adders

Verified

Md. Saiful Islam, Muhammad Mahbubur Rahman, Zerina Begum, Mohd. Zulfiquar Hafiz

Year: 2009Citations: 46

Irreversible logic circuits dissipate heat for every bit of information that is lost. Information is lost when the input vector cannot be recovered from its corresponding output vector. Reversible logic circuit naturally takes care of heating because it implements only the functions that have one-to...

Physical SciencesComputer ScienceArtificial IntelligenceOpen Access
Read Source

Design of a charge controller based on SEPIC and buck topology using modified Incremental Conductance MPPT

Verified

Taohid Latif, Syed Robiul Hussain

Year: 2014Citations: 43

Design and simulation of a fast, efficient and cost effective charge controller for Photovoltaic (PV) System is presented. To harness maximum power from the PV panel, the charge controller is equipped with Maximum Power Point Tracking (MPPT) feature. An efficient algorithm for MPPT is developed comb...

Physical SciencesEnergyRenewable Energy, Sustainability and the Environment
Read Source

Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis

Verified

Sajib Kumar Mitra, Ahsan Raja Chowdhury

Year: 2012Citations: 43

Conventional circuit dissipates energy to reload missing information because of overlapped mapping between input and output vectors. Reversibility recovers energy loss and prevents bit error by including Fault Tolerant mechanism. Reversible Computing is gaining the popularity of various fields such ...

Physical SciencesComputer ScienceArtificial Intelligence
Read Source

Synthesis of Fault Tolerant Reversible Logic Circuits

Verified

Md. Saiful Islam, M. M. Rahman, Zerina Begum, Mohd. Zulfiquar Hafiz et al.

Year: 2009Citations: 41

Reversible logic is emerging as an important research area having its application in diverse fields such as low power CMOS design, digital signal processing, cryptography, quantum computing and optical information processing. This paper presents a new 4*4 universal reversible logic gate, IG. It is a...

Physical SciencesComputer ScienceArtificial IntelligenceOpen Access
Read Source

A Novel Hybrid Full Adder Based on Gate Diffusion Input Technique, Transmission Gate and Static CMOS Logic

Verified

Mehedi Hasan, Uttam Kumar Saha, Afran Sorwar, Md. Ashik Zafar Dipto et al.

Year: 2019Citations: 40

This research proposes a hybrid Full Adder (FA) cell using a combination of Gate Diffusion Input (GDI) technique, Transmission Gate (TG) and conventional Static CMOS (C-CMOS) logic. To test performance parameters, simulation has been conducted using Cadence Virtuoso in 65 nm technology. Moreover, a ...

Physical SciencesEngineeringElectrical and Electronic Engineering
Read Source

Overview and Comparative Performance Analysis of Various Full Adder Cells in 90 nm Technology

Verified

Mehedi Hasan, Md. Jobayer Hossein, Uttam Kumar Saha, Md Shahariar Tarif

Year: 2018Citations: 38

Full Adders considered as the major component in Arithmetic Logic Unit of digital signal processing chips and microprocessors gained much interest among researchers over the years. As a result, various adder cells have been developed by employing various logic styles. Therefore, it is necessary to h...

Physical SciencesEngineeringElectrical and Electronic Engineering
Read Source
PreviousPage 1 of 2+Next